


Fig. 2



CONTROL REGISTER
OUTPUT COMPONENTS
CONNECTED ON A BUS

Fig. 3

00/02/2000




Fig. 4




Fig. 5

INPUT COMPONENT




Fig. 6




Fig. 7

I/O PIN CONFIGURATION
FOR OUTPUT DATA BUS